

Fig. 2. The four-section phase-shift oscillator used to produce the characters which form the display. Operating frequency is about 32kHz.




Fig. 3. Astable multivibrator clock generator which runs at about 1.4kHz.




Fig. 4. The Y ladder network. Component reference numbers in brackets refer to the X ladder. The circuit converts the output of a counter into a staircase waveform by performing a digital-to-analogue conversion.

to be right for the phase shift required. An LC oscillator could have been used with the advantage that the frequency adjustment, to line the oscillator up with the phase-shift network, would have been no problem. However, coils, as well as being fairly bulky at the frequency we are interested in, are not the most popular items in constructional articles so it was decided to find a solution using RC circuitry.

The circuit employed is shown in Fig. 2. As can be seen it is a single transistor phase-shift oscillator. Normally a phase-shift oscillator employs three RC sections, each section phase shifting by 60° to obtain the 180° phase shift necessary to obtain positive feedback and oscillation.

In the present design four RC sections




Fig. 5. The equivalent circuits of the ladder network for the four different conditions of the counter driving it.

are employed, each section shifting by 45° ($4 \times 45^\circ = 180^\circ$). It is now a simple matter to pick off the 90° signal after two 45° phase shifts at the output of the second RC section.

The potentiometer R_{10} , the only adjustment in the whole instrument, is used to vary the a.c. gain of Tr_1 while maintaining d.c. conditions. The gain must just be enough to overcome the losses in the phase-shift network. If the gain is too low oscillation will not occur; if it is too high distortion will result. Potentiometer R_{10} is adjusted for a good sine wave output from Tr_1 . The frequency of oscillation is about 32kHz but this is not at all critical.

Clock generator and counter

The clock generator is shown in Fig. 3. Little need be said about it as it is a conventional astable multivibrator which runs at about 1.4kHz.

The four-bit counter is formed by one i.t.l. (bistable-transistor logic) integrated circuit type SN7493N. This i.c. comes in the m.i.l. or medium scale integration class. It contains four J-K flip-flops and is connected as shown in the main circuit diagram (Fig. 10). The four flip-flops are cascaded to form a standard binary counter.

Looking at only the first two flip-flops, the outputs of which are called Q_1 and Q_2 , the following outputs are produced:

Q_1	Q_2
0	0
0	1
1	0
1	1

The outputs of the second pair of flip-




Fig. 6. Shows how the output of the i.t.l. binary counter is affected by the clock generator. The steps in the waveform are removed by a clamping circuit.




Fig. 7. The clamping circuit. The outputs in the ladder networks are the voltage drops across three forward-biased diodes in series.




Fig. 8. The X deflection amplifier complete with the single-input I/O switch. The Y deflection amplifier circuit is the same but Tr_1 and its associated components are omitted.

B	0	1	0	1
0	0	1	1	0
1	1	0	0	1
1	0	1	0	1

Fig. 9. Karnaugh map edge coding. A graphic, the same as this drawing, should be made so that the display on the c.r.t. can be viewed through it.










Fig. 11(a). This is a photograph of the display which shows the map produced by an exclusive-OR gate connected to the A and B outputs ($A \oplus B$). The photograph has been 'doctored' so that the squares and edge coding have been drawn in. Normally this information would be contained on a graticule as shown in Fig. 9, however, this would be very difficult to photograph. The remainder of the photographs are waveforms within the unit: (b) 1.44MHz clock waveform; (c) sine wave oscillator (23kHz) taken at the emitter of Tr_1 ; (d) the staircase waveform at the output of the Y operational amplifier, for this photograph the sine wave oscillator was disabled; (e) Y deflection output when the display at (a) is being produced and (f) X deflection waveform under the same conditions; (g) waveform at the collector of Tr_2 when the display at (a) is being produced.



feeding to the external logic circuit. We must therefore compare the output of the counter with the Karnaugh map edge codings and rectify any difference that occurs.

Karnaugh map edge coding		counter outputs	
A	B	Q_2	Q_1
0	0	0	0
0	1	0	1
1	1	1	0
1	0	1	1

The above table compares the output of the Y counter with the map's A B edge coding. The last two terms are different and therefore some logic is necessary to correct this.

Firstly on examination we can say that $Q_2 = B$ so a direct connection from the counter output Q_2 will form the output variable B.

Also, on examination, it can be seen that:

$$A = Q_1 \cdot \bar{Q}_2 + \bar{Q}_1 \cdot Q_2$$

which is our old friend the exclusive-OR function. We have already stated that the X counter outputs, Q_2 and Q_1 , have the same outputs as Q_2 and Q_1 , but at a slower rate and we can see that the Karnaugh map coding for C and D is the same as for A and B. We must therefore conclude that an identical logic function is required, namely

$$D = Q_1$$

$$\text{and } C = Q_1 \cdot \bar{Q}_2 + \bar{Q}_1 \cdot Q_2$$

The circuit of the logic section of the instrument can be seen on the lower left-hand side of the main circuit diagram, Fig. 10, and it can be seen that only two integrated circuits are required. The output variables, A, B etc., are buffered by simple inverters to prevent return connections from upsetting the operation of the counter. These inverters also provide the complement of the variables, A, B etc.

Complete circuit

Fig. 10 combines all the circuits discussed so far and therefore little need be said about it. The various waveforms present for a particular display are shown in Fig. 11. Because the sine wave oscillator and the clock are not synchronous (feedback between characters takes a different route every time and is not visible on the screen at normal brightness levels, because of this blanking (a Z connection to the oscilloscope) is not required.

Construction

Making the unit is quite straightforward and no special precautions need be taken. A photograph of the layout employed in the prototype is given in Fig. 12; several components will not be found in this picture because they are mounted on the reverse side of the board.

It is important to connect pins two and three of the binary counter (SN7493N) to the 0V line. These pins are inputs to a gate which resets the counter. If this is not done the counter will be held at 0000 and the unit will not function. The only adjustment is R_{10} which must be set to give a nicely shaped 0. If you wish to adjust the size of the characters changing the value of R_{10}




Fig. 12. A photograph of the prototype showing component positions. It should be noted that some parts have been mounted on the reverse side of the board and are therefore not marked. The integrated circuits are plugged thru dual-in-line sockets which enables for easy removal.

will alter the height and R_{10} will alter the width.

Appendix

Karnaugh maps: The Karnaugh map is a means of pictorially showing all possible combinations of a number of two-state variables. Because of the way it is constructed it has other properties which make it possible to simplify Boolean expressions with the minimum of effort although it must be used that for more than four variables it is usually better to employ a more advanced method.

We will construct a Karnaugh map for four variables. The map will be the same as that displayed on a c.r.t. using the instrument described in the article. The basis of a Karnaugh map is a square. Each variable (usually labelled A, B, C and D for convenience) is allocated half the area of the square. To indicate the area occupied by a particular variable a simple edge coding system is employed. Fig. 13(a) shows the area occupied by the variable A and it is the area adjacent to the 1s under A in the edge coding. What is the area adjacent to the 0s under A in the edge coding? This is obviously the area representing A. If the square of Fig. 13(a) is cut out and rolled into a cylinder the areas representing A and A become continuous—but more about that later. In Fig. 13(b) the areas representing B and B have been added. The square is now divided in four and each section represents one of the four possible combinations of A and B. From top to bottom, reading the edge coding, the sections are A B, A B, A B, A B.

You may have noticed that as you progress down the map, or up for that matter,

only one of the variables alters at a time and this still applies if the map is re-rolled into a cylinder again because A B becomes adjacent to A B.

In Figs. 13(c) and (d) the variables C and D have been added. If you consider only these two variables and roll the map into a cylinder the opposite way each section differs by only one variable. Reading round the tube as formed we get C B, C B, C B, C B, C B, C B etc.

Looking at the map as a whole it is plain




Fig. 13. The construction of a Karnaugh map and two examples. See text for full explanation.

to see that each one of the sixteen squares we have formed represents one of the possible combinations of the four variables. For instance the top left-hand square, as can be seen by the edge coding, represents A B C B and the bottom right-hand square represents A B C B.

But more important still is that adjacent squares, horizontally or vertically or diagonally, differ only in the negation of one of the variables. We have also proved, by rolling the map into a cylinder, that the top of the map is adjacent to the bottom and the left-hand-edge is adjacent to the right-hand-edge.

Two simple examples will show how these properties can be used to simplify Boolean expressions. Consider the expression A B C B + A B C B. Draw a map as in Fig. 13(d) and put a 1 in the two squares representing the terms in the expression and an 0 in all the other squares. Because the 1s are adjacent to one another they are merged as shown in Fig. 13(e). The simplified expression is derived by taking only variables which are common in adjacent terms. So A B C B + A B C B reduces to A B C.

Fig. 13(f) shows the Karnaugh map for the expression A B C B + A B C B + A B C B + A B C B. All terms are adjacent and form a square of their own so only variables common to all four terms need be used. Therefore, from the map of Fig. 13(f) A B C B + A B C B + A B C B + A B C B = A B C.

This brief explanation will serve to give the reader some idea of what a Karnaugh map is all about.

Next month a memory unit will be described which can be used with the Karnaugh map display unit, in place of the external logic circuit, to form an 'electronic blackboard'. Up to two Karnaugh maps can be stored, displayed or attended at will.

Shopping List

Resistors
All resistors, except the potentiometer, are 0.25W 5%.

10kΩ	× 18	150	× 4
47kΩ	× 1	150k	× 1
56kΩ	× 1	33k	× 1
68kΩ	× 2	3.3k	× 2
1kΩ	× 3	47	× 2
4.7kΩ	× 2	1.5k	× 2
68Ω	× 1		

470Ω preset potentiometer.

Capacitors			
500p	× 4	5,000p	× 2
100n, 6V	× 2	300p	× 2
0.1μ	× 2	100n, 12V	× 2
		300n, 12V	× 1

Semiconductors

SN7493N, 4-bit binary counter,	× 1
SN7486N, quad exclusive-OR gate,	× 1
SN7404N, hex inverter,	× 1
SN727000N, dual op-amp,	× 1
BC108 transistor,	× 4
1N914 diodes,	× 6
5V, 400mA zener diode	× 1

Miscellaneous	
dual-in-line sockets,	× 4
Lafayette board type LC141,	× 1
Lafayette pins,	× 100